

Refine Search

Search Results -

Term	Documents
(9 AND 4).PGPB,USPT.	5
(L4 AND L9).PGPB,USPT.	5

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

14 and 110

Refine Search

Recall Text

Clear

Interrupt

Search History

 DATE: Tuesday, August 15, 2006 [Printable Copy](#) [Create Case](#)
Set Name Query

side by side

DB=PGPB,USPT; PLUR=YES; OP=OR

L32 14 and 19
L31 14 and 18
L30 14 and 17
L29 14 and 16
L28 14 and 15
L27 13 and 110
L26 13 and 19
L25 13 and 18
L24 13 and 17
L23 13 and 16
L22 13 and 15
L21 12 and 110
L20 12 and 19

Hit Count Set Name

result set

5 L32
 40 L31
 46 L30
 74 L29
 182 L28
 5 L27
 5 L26
 41 L25
 47 L24
 75 L23
 185 L22
 5 L21
 5 L20

<u>L19</u>	l2 and l8	41	<u>L19</u>
<u>L18</u>	l2 and l7	47	<u>L18</u>
<u>L17</u>	l2 and l6	75	<u>L17</u>
<u>L16</u>	l2 and l5	185	<u>L16</u>
<u>L15</u>	l1 and l9	16	<u>L15</u>
<u>L14</u>	l1 and l8	138	<u>L14</u>
<u>L13</u>	l1 and l7	431	<u>L13</u>
<u>L12</u>	l1 and l6	623	<u>L12</u>
<u>L11</u>	l1 and l5	1149	<u>L11</u>
<u>L10</u>	(711/203)[CCLS]	970	<u>L10</u>
<u>L9</u>	(711/203)[CCLS]	970	<u>L9</u>
<u>L8</u>	(711/201-221)[CCLS]	6210	<u>L8</u>
<u>L7</u>	(712/239-240)[CCLS]	652	<u>L7</u>
<u>L6</u>	(712/233-240)[CCLS]	1670	<u>L6</u>
<u>L5</u>	(712/2-300)[CCLS]	12448	<u>L5</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L4</u>	L3 and (way\$1 or flow\$3 or direction\$1)	274	<u>L4</u>
<u>L3</u>	L2 and (taken or pattern\$1 or like\$7 or possib\$7)	277	<u>L3</u>
<u>L2</u>	L1 and physical near4 address\$4 and virtual near5 address\$4	277	<u>L2</u>
<u>L1</u>	branch\$3 near8 predict\$4 and histor\$4	1962	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((predict* <and> branch* <and> histor* <and> address*)<in>metadata)"

☒ e-mail

Your search matched 18 of 1387402 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

((predict* <and> branch* <and> histor* <and> address*)<in>metadata)

[Search](#)☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ **1. Analysis of the O-GEometric history length branch predictor**
 Seznec, A.;
[Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International Symposium on](#)
 4-8 June 2005 Page(s):394 - 405
 Digital Object Identifier 10.1109/ISCA.2005.13
[AbstractPlus](#) | Full Text: [PDE\(240 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **2. Dynamic history-length fitting: a third level of adaptivity for branch prediction**
 Juan, T.; Sanjeevan, S.; Navarro, J.J.;
[Computer Architecture, 1998. Proceedings. The 25th Annual International Symposium on](#)
 27 June-1 July 1998 Page(s):155 - 166
 Digital Object Identifier 10.1109/ISCA.1998.694771
[AbstractPlus](#) | Full Text: [PDE\(164 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **3. Branch prediction in multi-threaded processors**
 Gummaraju, J.; Franklin, M.;
[Parallel Architectures and Compilation Techniques, 2000. Proceedings. International Conference on](#)
 15-19 Oct. 2000 Page(s):179 - 188
 Digital Object Identifier 10.1109/PACT.2000.888342
[AbstractPlus](#) | Full Text: [PDE\(896 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **4. Design optimization for high-speed per-address two-level branch predictors**
 Chen, I.-C.K.; Chih-Chieh Lee; Postiff, M.; Mudge, T.;
[Computer Design: VLSI in Computers and Processors, 1997. ICCD '97. Proceedings. 1997 IEEE Conference on](#)
 12-15 Oct. 1997 Page(s):88 - 96
 Digital Object Identifier 10.1109/ICCD.1997.628854
[AbstractPlus](#) | Full Text: [PDE\(1108 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ **5. The effects of mispredicted-path execution on branch prediction structures**
 Jourdan, S.; Tse-Hao Hsing; Stark, J.; Patt, Y.N.;
[Parallel Architectures and Compilation Techniques, 1996. Proceedings of the 1996 Conference on](#)
 20-23 Oct. 1996 Page(s):58 - 67
 Digital Object Identifier 10.1109/PACT.1996.552555

[AbstractPlus](#) | Full Text: [PDF\(964 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



6. Exploring design space of scalable per-address branch predictors

Kongmunvattana, A.; Tiamkaew, E.;

[TENCON 2004. 2004 IEEE Region 10 Conference](#)

Volume B, 21-24 Nov. 2004 Page(s):156 - 159 Vol. 2

Digital Object Identifier 10.1109/TENCON.2004.1414555

[AbstractPlus](#) | Full Text: [PDF\(1848 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



7. Branch behavior of a commercial OLTP workload on Intel IA32 processors

Annaram, M.; Trung Diep; Shen, J.;

[Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International](#)

16-18 Sept. 2002 Page(s):242 - 248

Digital Object Identifier 10.1109/ICCD.2002.1106777

[AbstractPlus](#) | Full Text: [PDF\(422 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



8. Alloyed path-pattern scheme for branch prediction

Ramanujam, R.; Ravirala, M.; Lee, G.;

[Computer Design, 2001. ICCD 2001. Proceedings. 2001 International Conference on](#)

23-26 Sept. 2001 Page(s):534 - 537

Digital Object Identifier 10.1109/ICCD.2001.955086

[AbstractPlus](#) | Full Text: [PDF\(344 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



9. Effective ahead pipelining of instruction block address generation

Seznec, A.; Fraboulet, A.;

[Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on](#)

9-11 June 2003 Page(s):241 - 252

Digital Object Identifier 10.1109/ISCA.2003.1207004

[AbstractPlus](#) | Full Text: [PDF\(367 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



10. Branch history table indexing to prevent pipeline bubbles in wide-issue superscalar proces:

Tse-Yu Yeh; Patt, Y.N.;

[Microarchitecture, 1993. Proceedings of the 26th Annual International Symposium on](#)

1-3 Dec. 1993 Page(s):164 - 175

Digital Object Identifier 10.1109/MICRO.1993.282746

[AbstractPlus](#) | Full Text: [PDF\(972 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



11. Extending the PPM branch predictor

da Silva, Z.C.; Martini, J.A.; Goncalves, R.A.L.;

[Parallel, Distributed, and Network-Based Processing, 2006. PDP 2006. 14th Euromicro International](#)

15-17 Feb. 2006 Page(s):4 pp.

Digital Object Identifier 10.1109/PDP.2006.36

[AbstractPlus](#) | Full Text: [PDF\(144 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)



12. Evaluating branch prediction using two-level perceptron table

Ribas, L.V.M.; Goncalves, R.A.L.;







[Parallel, Distributed, and Network-Based Processing, 2006. PDP 2006. 14th Euromicro International](#)

15-17 Feb. 2006 Page(s):4 pp.

Digital Object Identifier 10.1109/PDP.2006.34

[AbstractPlus](#) | Full Text: [PDF\(152 KB\)](#) | [IEEE CNF](#)

[Rights and Permissions](#)

-  **13. Microarchitecture support for reducing branch penalty in a superscaler processor**
 Sakamoto, M.; Nunomura, Y.; Yoshida, T.; Shimazu, Y.;
[Computer Design: VLSI in Computers and Processors, 1996. ICCD '96. Proceedings., 1996 IEEE Conference on](#)
 7-9 Oct. 1996 Page(s):208 - 216
 Digital Object Identifier 10.1109/ICCD.1996.563559
[AbstractPlus](#) | Full Text: [PDF](#)(776 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **14. Influence of high-level program structures on branch prediction accuracy**
 Ganjoo, A.; Nian-Feng Tzeng;
[Euromicro Conference, 2000. Proceedings of the 26th](#)
 Volume 1, 5-7 Sept. 2000 Page(s):316 - 322 vol.1
 Digital Object Identifier 10.1109/EURMIC.2000.874648
[AbstractPlus](#) | Full Text: [PDF](#)(540 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **15. TCP: tag correlating prefetchers**
 Hu, Z.; Martonosi, M.; Kaxiras, S.;
[High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth International](#)
 8-12 Feb. 2003 Page(s):317 - 326
 Digital Object Identifier 10.1109/HPCA.2003.1183549
[AbstractPlus](#) | Full Text: [PDF](#)(348 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **16. An X86 microprocessor with multimedia extensions**
 Draper, D.A.; Crowley, M.P.; Holst, J.; Favor, G.; Schoy, A.; Ben-Meir, A.; Trull, J.; Khanna, R.; We
 Nolan, J.; Partovi, H.; Johnson, M.; Lee, T.; Mallick, D.; Frydel, G.; Vuong, A.; Yu, S.; Maley, R.; Ka
[Solid-State Circuits Conference, 1997. Digest of Technical Papers. 44th ISSCC, 1997 IEEE Intern](#)
 6-8 Feb. 1997 Page(s):172 - 173, 450
 Digital Object Identifier 10.1109/ISSCC.1997.585321
[AbstractPlus](#) | Full Text: [PDF](#)(872 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **17. Access region locality for high-bandwidth processor memory system design**
 Sangyeun Cho; Pen-Chung Yew; Gyungho Lee;
[Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on](#)
 16-18 Nov. 1999 Page(s):136 - 146
 Digital Object Identifier 10.1109/MICRO.1999.809451
[AbstractPlus](#) | Full Text: [PDF](#)(592 KB) [IEEE CNF](#)
[Rights and Permissions](#)
-  **18. Accelerated life testing of marine cables and connectors: problems, pitfalls, and suggestion**
 Ramotowski, T.;
[Oceans '02 MTS/IEEE](#)
 Volume 1, 29-31 Oct. 2002 Page(s):512 - 516 vol.1
 Digital Object Identifier 10.1109/OCEANS.2002.1193321
[AbstractPlus](#) | Full Text: [PDF](#)(431 KB) [IEEE CNF](#)
[Rights and Permissions](#)